Exclusive

Publication

Byline

Location

US Patent Issued to Yield Microelectronics on Oct. 6 for "Low-power programmable erasable nonvolatile memory" (Taiwanese Inventors)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,787, issued on Oct. 6, was assigned to Yield Microelectronics Corp. (Zhubei City, Taiwan). "Low-power programmable erasable nonvolatile memo... Read More


US Patent Issued to Silicon Storage Technology on Oct. 6 for "Address fault detection in a memory system" (California Inventor)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,788, issued on Oct. 6, was assigned to Silicon Storage Technology Inc. (San Jose, Calif.). "Address fault detection in a memory system" was ... Read More


US Patent Issued to Sandisk Technologies on Oct. 6 for "Control gate signal for data retention in nonvolatile memory" (California Inventors)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,789, issued on Oct. 6, was assigned to Sandisk Technologies Inc. (Milpitas, Calif.). "Control gate signal for data retention in nonvolatile ... Read More


US Patent Issued to Taiwan Semiconductor Manufacturing on Oct. 6 for "Semiconductor memory devices with dielectric fin structures" (Taiwanese Inventors)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,790, issued on Oct. 6, was assigned to Taiwan Semiconductor Manufacturing Co. Ltd. (Hsinchu, Taiwan). "Semiconductor memory devices with die... Read More


US Patent Issued to Micron Technology on Oct. 6 for "Re-driving data to a sub-block during programming of multiple sub-blocks" (American, Italian Inventors)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,791, issued on Oct. 6, was assigned to Micron Technology Inc. (Boise, Idaho). "Re-driving data to a sub-block during programming of multiple... Read More


US Patent Issued to Micron Technology on Oct. 6 for "Using non-segregated cells as drain-side select gates for sub-blocks in a memory device" (California Inventor)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,792, issued on Oct. 6, was assigned to Micron Technology Inc. (Boise, Idaho). "Using non-segregated cells as drain-side select gates for sub... Read More


US Patent Issued to Microchip Technology on Oct. 6 for "Memory array and methods of operation" (Taiwanese, American Inventors)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,793, issued on Oct. 6, was assigned to Microchip Technology Inc. (Chandler, Ariz.). "Memory array and methods of operation" was invented by ... Read More


US Patent Issued to YANGTZE MEMORY TECHNOLOGIES on Oct. 6 for "Architecture and method for NAND memory operation" (Chinese Inventor)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,794, issued on Oct. 6, was assigned to YANGTZE MEMORY TECHNOLOGIES Co. LTD. (Wuhan, China). "Architecture and method for NAND memory operati... Read More


US Patent Issued to Micron Technology on Oct. 6 for "Sense voltage adjustment among multiple erase blocks" (Singaporean, Japanese, American Inventors)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,795, issued on Oct. 6, was assigned to Micron Technology Inc. (Boise, Idaho). "Sense voltage adjustment among multiple erase blocks" was inv... Read More


US Patent Issued to MACRONIX International on Oct. 6 for "Erase method for memory device and memory device" (Taiwanese Inventors)

ALEXANDRIA, Va., Oct. 6 -- United States Patent no. 12,755,796, issued on Oct. 6, was assigned to MACRONIX International Co. Ltd. (Hsinchu, Taiwan). "Erase method for memory device and memory device"... Read More